

Logic Synthesis for Reconfigurable Transistors


Akash Kumar

Shubham Rai, Michael Raitza

Chair for Processor Design

CFAED: Center for Advancing Electronics Dresden

2





What will we learn today?

3

- Where does the reconfigurability come from?
- Designing novel combinational gates
- How does it benefit us?
- Going beyond logic synthesis
- Where are we going from here?

Reconfigurable Transistors: Silicon Nanowires Based Reconfigurable FETs

4




— SrcG n-program — SrcG p-program
- - - MidG n-program - - - MidG p-program

SiNW Dual-gate RFETs:


Combines p-type and n-type functionality

5




Dual-Gate RFETs based Inverter

6




CMOS Based Inverter




Multi Input Gate RFETs: NAND

7




#of Transistors = 4

CMOS



#of Transistors = 4

SiNW with Dual Gate RFET




#of Transistors = 3


SiNW with TIGFET

Reconfigurable Gate

8




Depending upon value of P,
NAND can be configured as NOR




Reconfigurability: Mathematical Representation

	A	B	P	Out \equiv 3-MIN
NAND	0	0	0	1
	0	1	0	1
	1	0	0	1
	1	1	0	0
NOR	0	0	1	1
	0	1	1	0
	1	0	1	0
	1	1	1	0




Other Combinational logic Gates


a) 2NAND(P=0)
2NOR(P=1)
3Min(P=input)[slow]




b) 2MUX (P = 1)



c) 2XOR(P = 1)
2XNOR(P = 0)
3XOR (P = Input)




d) 3MAJ(P = 1)
3MIN(P=0)




Case Study: Conditional Carry Adder

11




#of Transistors
=352



#of Transistors
=196

SiNW RFETs vs CMOS

12




*Using logical effort theory

Extrinsic Reconfigurability

13


- Extrinsic Reconfigurability
 - ▣ Change some bits in the control path
 - ▣ Extra circuitry req. here



Intrinsic Reconfigurability



14

- Intrinsic reconfigurability
 - ▣ Unique electrical properties from the material
 - ▣ No extra circuitry.



Design Flow

15





$$F = A \times B + A' \times B + A \times B'$$

$$\rightarrow F = A' + B$$


Karnaugh map

	BC	00	01	11	10
A	0	1	1	1	1
	1	1	0	0	1




Area **savings** over CMOS – post logic synthesis

16




Design Flow: Adding place and route




Physical Synthesis Flow

18




SiNW XOR Layout Concept

19



Area **increase** over CMOS – post P&R



Other Ongoing Works – Property Checking

21

1. Exploring design space of new standard cells, exploiting reconfiguration
 - a. By using meta-models that represent a multitude of possible circuit topologies
 - b. Enumeration of **all distinct Boolean formulae** that can be implemented with a specific meta-model
2. Quantifying found cells using probabilistic transistor models
 - a. Approach is **agnostic to a specific technology**
 - b. New switching functions / characteristics can be easily added
 - c. (Probabilistic) delay and activity are possible targets

Other Ongoing Works – Property Checking

Q: Is it possible to implement an Inverter with each of these circuits?


A: Yes! (Obviously)
The input is the solution.

A: Yes!
Solutions = $\{(R, X=1; K, Y=0), (R, X=0; K, Y=1)\}$

A: Yes!
Solutions = $\{(\alpha = I; \beta = 1; \gamma = 0; \delta = I; \epsilon = 0; \eta = 1; \theta = U; \kappa = V), (\alpha = I; \beta = 1; \gamma = 0; \delta = I; \epsilon = 0; \eta = 1; \theta = V; \kappa = U), (\alpha = I; \beta = 0; \gamma = 1; \delta = I; \epsilon = 1; \eta = 0; \theta = U; \kappa = V), (\alpha = I; \beta = 0; \gamma = 1; \delta = I; \epsilon = 1; \eta = 0; \theta = V; \kappa = U)\}$

Other Ongoing Works – Property Checking

23



Other Ongoing Works – Security

24

- Use the program gate to camouflage circuits
- Only a particular key to activate the circuit
 - ▣ Length of the key can be used as a tunable knob
- Other keys may to be used to de-activate (kill-switch) the chip
- Camouflaging also makes it hard to reverse-engineer a circuit

Conclusions

25

- Important to re-visit logic synthesis for emerging technologies
- Exploit ambi-polarity of transistors to make smaller (faster?) circuits
- Need to consider post P&R results for a true evaluation
- Need better/realistic models of emerging devices

Chair for Processor Design

26



Questions and Answers

27



Email: akash.kumar@tu-dresden.de

